This paper focuses on the implementation and simulation of 4-bit, 8-bit and 16-bit carry look-ahead adder based on Verilog code and compared for their performance in Xilinx.

A simple and universal DNA-based platform is developed to implement the required two logic gates of a half adder (or a half subtractor) in parallel triggered by the same set of inputs. The ...